Abstract
Introduction
The design of modern digital systems is influenced by several technological and market trends, including the ability to manufacture ever more complex chips but with increasingly shorter time-to-market.
The choice of a shared memory architecture for a given SoC implies the integration of some new modules in the application description (memory and controller) and many code transformations at several abstraction levels in the design process.
The goal of transformations and code generation in the case of multiprocessor SoCs with a shared memory is to adapt the code of the application to a such memory architecture. In fact, we imperatively need to replace the simple shared data accesses at a high abstraction level by explicit requests to the shared memory block.
Unfortunately, nowadays, there is not a complete and automatic method allowing designers to integrate all these memory types (particularly the shared memory) in the SoC from a high abstraction level. Our objective is to provide designers with a global and fast method and tools to design such a systems in order to satisfy the time-to-market constraints. We focus in this paper on the code-transformations due to the integration of the shared memory into the SoC and on the automatic code generation.
Our approach is easily automatisable and allows a completely automatic generation of a macro-architecture level specification of the application. Now, multiprocessor SoC integrate more and more elements, and the description of such a system at the macroarchitecture level can reach 200k lines of code (SystemC, C, VHDL), which makes this work very beneficial to the designers from the time-to-market point of view. This paper is organized as follows: in Section 2, we give an overview of related work on code transformations on SoC with shared memory. In Section 3, we present our multiprocessor SoC design methodology, then our three abstraction levels and the memory representations in section 4. Section 5 describes the code transformations. These transformations are illustrated by application in Section 6. We conclude this paper in Section 7.
Related work
In this work we are only concerned with SoC. These system architectures are different from classic general purpose architectures [5] [11] because they target a specific application. This makes the memory architecture and the communication network specific to the application and thus simpler. For instance, in most of these applications data regularity is quite trivial or non existing and thus no sophisticated data cache is required.
In the literature three kinds of code transformations exist depending on the level where they are performed.
The high level transformations concern the application code at the system level. Their goal is to improve the code quality. In fact they consist mainly in modifying loop structures in order to reduce memory data access number [4] . This kind of codetransformations does not take into account the specificity of the memory architecture chosen for the application, and these transformations are generally not needed when the code is written by an experimented designer. Many research groups [19] [12] [7] work on these high level transformations.
The low level transformations are generally closely related to the low level (RTL) characteristics of the architecture. Some of them are due to memory characteristics. For example in [1] [9] [15] they use fast access modes (read and write page mode) on a typical DRAM to improve memory cache performances. Using these access modes, different data can quickly be read or written in the same page. Moreover, a good scheduling of elementary instructions accessing to the memory allows to obtain better performances [16] . Unfortunately these transformations appear at the end of the design flow. So, the integration of a shared memory in the system is done manually, which is very time consuming.
Some code transformations in the literature concern more than one abstraction level in the design flow. IMEC [3] works on the generation of the optimized memory part for embedded systems (single process). The main idea is to study the application and generate memory architecture, for single process applications with a parallelizing compiler.
We find also some code-transformations methods and tools, but they are related to some components of the SoC, and do not suit for memories. In fact, [13] presents a methodology and tool to generate automatically the micro-architecture code for the processors adaptators in order to connect them systematically to the communication network. But this work still not yet takes into account the specifities of the memory architecture and particularly the shared memory architecture. It unfortunately treats only low abstraction levels. Some other works treat the code transformation but they are very software oriented as in [8] .
The contribution of our work is the proposal of a full systematic approach allowing a multi level automatic code transformations and generation for applicationspecific multiprocessor SoCs with a shared memory.
MP SoCs design with shared memory
The methodology and tools we developed to design multiprocessor SoC are described in [2] [13] . System design starts with a system specification of the application with system level communication and an abstract multiprocessor architecture (Figure 1 ).
Processors and communication components are allocated and system behavior and communication (ports and channels) are mapped/scheduled on processors and communication components of the architecture template (by the designer). After the allocation/mapping step, a macro-architecture specification is obtained. For each processor, the software code (Operating System and application code of tasks) is assembled (from libraries). Communication interfaces between processors and the communication network are also generated. We obtain the micro-architecture of the system.
The choice of the processor was based on availability (only ARM7 and MC68K processors). The communication network is a point-to-point network. Designers can modify some parameters such as the number of CPUs, the memory size and I/O ports for each processor, interconnection between processors, the communication protocols and the external connections (peripherals).
One of the most important steps in our design flow is the memory allocation. During this step, we try to choose an optimal memory architecture for the SoC. Therefor, we use an integer linear programming model generated from the system specification of the application. It allows us to choose the best memory architecture for the design [14] .
Abstraction levels in our design flow
In this section, we define the three abstraction levels used in the design flow [17] . As it is our objective to integrate the shared memory in the SoC from a high abstraction level, one will focus in the remainder of this work primarily on the first two levels.
System level
At this level (Figure 2 ), the different system modules communicate through abstract communication channels (active channels). No assumption about communication implementation is made. Hence, the abstract channels ensure independent protocol communication of concrete generic data types by providing abstract level communication primitives (e.g. send, receive). Basic module behavior will be described by tasks communicating by sending and receiving messages.
At this level, the designer does not worry about the final memory architecture of the application specific SoC. So, we have some processes manipulating variables of different types (local and global) and exchanging signals, but we do not see any concrete memory block and particularly no shared memory. So at this level the memory concept is just defined by these signals and variables. SDL is a typical system level language 
Macro-architecture level
At this level (Figure 3 ), modules correspond to the architecture blocks. Communication is modeled by logical interconnections encapsulating driver level protocols (e.g. handshake or finite FIFO). The communication primitives on the module ports are read/write fixed data types in conformity with a certain protocol (e.g. read_handshake or write_handshake). SystemC1.0 [18] is an example of languages that describe systems at this abstraction level.
In our design flow, the macro-architecture level description is automatically generated. It is obtained after the memory blocks allocation step. In fact, if we decide for example to integrate a shared memory into the SoC, we have to insert a block into the application description. This block will mainly contain two modules: -The memory matrix: it is a generic code describing the memory block. It is independent of the application which permits an easy automation. At this level, this module is connected only to the controller by the address channel, data read and data write channels. So it does not depend at all on the number of processors, accessing the shared data. -The memory controller: it is built of two parts connected to the memory matrix: one input and one output controller. The input controller is also connected to all the processors writing data in the shared memory and the output controller is connected to those which read data from the shared memory. These controllers will be the memory adaptator at the micro-architecture level.
The fact of separating the shared memory into 3 modules (matrix, input and output controllers) at this level gives a better modularity to the SoC. For example, if we decide to reuse the SoC for an other application with an additional processor accessing to the shared data for writing, we do have to modify neither the description of the matrix nor the output controller. At this level, memories are physical (SDRAMs). In order to connect the shared memory to the communication network, we insert between them one memory adaptator which adapts the access protocol of the memory to that of the network. The memory interface is independent of the processors, which increases the flexibility of the target architecture. It depends only on the communication network and the memory. The memory interface is assembled using basic components in our libraries. 
Application-code transformations
In this section, specific code transformations are presented. Some of them are related to memory accesses, when a shared memory is added, and some others concern memory controllers refinement.
Macro-architecture level transformations
At the system level we have only processors communicating by messages passing, and we do not find any shared memory or any memory controller blocks in the application description. The data exchange between the blocks at this level is made by simple Send/Receive primitives.
After deciding which data would be in the shared memory block at the memory allocation step, we have to deal with two kinds of shared data. In fact, we distinguish global variables and communication data. Each one of these types needs an appropriate code transformation in order to generate a new application specification taking into account the shared memory.
Synchronization signals (binary type)
We assume in our applications that the data consistency problems are entirely resolved by the system level designer, by synchronization. So, we choose in our tools to never modify such signals. In fact, synchronization signals are boolean so, we do not put any binary variable/signal in a shared memory. This does not decrease the performances of our SoC due to the small size of such a type of data.
Non-binary communication variables
When we decide in the allocation step to insert a shared memory in the SoC, we have to modify all accesses to the variables that we decide to put in such a memory by explicit accesses to the shared memory.
The decision of which variables to put in the shared memory is taken so, we insert a shared memory module into the application and we generate an abstract allocation table as shown in the Figure 5 . So, at this level each data which is in the shared memory must be characterized by a logical address (index in the memory matrix) and a name in the abstract allocation table.
Suppose that at the system level "X" is a shared data between the processors P1 and P2. The system level code in the two processors corresponding to the exchange of "X" will be as follows: 
}
In order to send "X" to P1, the processor P2 has just to send the variable value then a synchronization signal informing P1. This later waits on the synchronization signal from P1, then receives "X" through the channel connecting it to P2. At the macro-architecture level, if we decide to insert a shared memory into the system, the shared data "X" will be inserted into this memory and not into the P1 and/or P2 local memories.
Sending data
The primitive Send(X) in P2 behavior code will be transformed in a writing request to the input shared memory controller as shown in the following code. After receiving such a request, the input memory controller takes the data index in the memory matrix from the abstract allocation table. Then writes the data value in the corresponding memory cell.
Receiving data
The primitive Receive(X) in P1 behavior code will be transformed as follows. P1 waits for the synchronization signal from P2, informing it that the data "X" is available in the shared memory. After receiving such a signal, P1 sends a read request to the memory output controller, then receives the data after a clock top [18] as shown in the following code. When receiving a read request, the output memory controller takes the index corresponding to "X" in the allocation table, then sends the data to the processors through the port connecting them. Notes. -For the macro-architecture level transformation of the Send primitive, the processor sender must give the variable value (X) and its label ("X") too.
-All the instructions corresponding to a write or read operation in the memory controller code are executed in one clock cycle.
Global variables
In the system level application code, we find all the accesses to the global data in some expressions/assignments in the behavioral part of processes. In fact, if "X" is a global variable, we can find in a process in the system level description an expression such as:
The first instruction corresponds to a read access and the second one to a write access to "X".
If "X" is in the shared memory, we must generate explicit accesses to this variable in the new application code. So, in the two cases (read and write) we replace the occurrence of "X" in the code as follow: Y = X + 2 ; becomes
{ Sig_to_read_shared_mem(X) ; -----------------------(1) wait(); -----------------------------------------------------------(2) var = read_shared_mem(X); -----------------------------(3) Y = var + 2; } -------------------------------------------------(4)
The instruction (1) consists in sending a signal through the channel connecting the process to the shared memory output controller, to ask for the variable "X". After receiving such a signal (after the synchronization instruction (2)), the controller finds the index corresponding to "X" in the abstract allocation table then reads the variable in the memory matrix, and sends it to the processor. In the code, this value is read and copied in a local variable "var" (3) . Then the expression is performed in (4).
The second instruction (write) X = Y/2; becomes
{ write_shared_mem("X", Y/2) ; -------------------------(5) wait(); }----------------------------------------------------------(6)
The instruction (6) consists in sending a writing message from "A" to the input shared memory controller. This message contains two parameters: the name of the shared variable "X" and its new value (Y/2).
As in the case of communication variables, if the memory input controller finds the data named "X" in the abstract allocation table, it will update its value by the new one (Y/2) in the same memory cell, else it will affect a new memory cell to "X".
Note. Our code transformations are processor blocking, because the processor accessing the shared memory does not do anything while waiting for the data. But this does not affect the performances of our SoC because we use the shared memory architecture for applications handling bulky and dependant data.
Macro-architecture application code generation
One of the main contributions of our work is the systematic and completely automatic generation of the macro-architecture level description of the application. This step consists in inserting the high level generic memory matrix block into the application specification, then generating the application specific code of the input and output memory controllers in order to connect the memory with other modules of the SoC. After this, we perform the necessary code transformation described in this paper in order to adapt the accesses to the shared data to the shared memory architecture.
Micro-architecture level transformations
At this level, read and write operations in the shared memory become very explicit and dependent of the shared memory characteristics. The input and output controllers of the architecture level are replaced at this level by a memory adaptator which controls all the accesses to the shared memory, and the abstract allocation table replaced by an explicit one.
For the communication, we use for each processor handshake master protocol with FIFO and for the memory we used a slave handshake protocol, we are now implementing some other protocols.
The two controllers are refined to be communication adapters between the memory and the communication network. In our case one can considers that the memory adaptator is a slave processors. The adaptator receives an access request containing the address and the data in the case of a writing request. If there is any competitor access, the controller performs the address decoding while using a more detailed allocation table than that of the previous level, and updates the memory signals (in read or write modes). After a certain memory latency, the adaptator sends an acknowledge to the processors adaptator allowing it to ask for new accesses. In the case of simultaneous accesses, the memory adaptator does the same thing while respecting mutually the access exclusion to the memory.
Application
In order to illustrate the efficiency of the proposed methodology, we detail in this section the flow steps on a packet routing switch. It constitutes a powerful solution for large-frame or cell-switching systems [10] . The version we present here consists of two input and two output controllers. Each of the controllers handles one communication channel. The communication links between input and output controllers are configured by an external signal to be direct or switched. Figure 6 shows the block diagram of the packet routing switch. 
Communication between processors
At the system level, the data exchange between the processors is done in a direct way. Indeed on the external signal (mode = 1), the controller Ctrl1 (Figure 7 ) sends the data "X" with a synchronization signal directly to the controller Ctrl3. The later, receives directly the data "X" on the channel which connects it to Ctrl1, after receiving the synchronization signal. This application is described in SystemC (version 0.9). 
Architecture level code-transformations
In this application, after the memory allocation, we decide to put two variables in the shared memory block.
This stage modifies the application code by taking into account the shared memory architecture (Figure 8 ). These modifications are primarily related to the processors accesses to shared memory. Indeed, processor ; …} …} … … Ctrl1 writes the data " X " in the shared memory and processor Ctrl3 reads the data from the shared memory.
At this step a shared memory module, an input and an output memory controllers are generated and automatically integrated into the application description as shown in Figure 9 . The memory input controller is connected to controller1 and controler2 because these later access memory to write shared data. The memory output controller is connected to controller3 and controller4 as they access the memory to read the shared data. We also generate an abstract allocation table which contains label, type, index of each shared data in memory.
As shown in the Figure 9 , we do not modify the synchronization signals between processors. 
Analysis
This application was described at the functional level mainly in 4 interface files and 4 implementation files. Automatic refinement adds 4 files to the specification (2 interfaces and 2 implementations) corresponding to the memory body and to the memory controller (200 lines at the functional level). The interfaces of the 4 processors were modified automatically in order to connect them to the global shared memory, and all the accesses to the data resident in this memory were modified ( Figure 9 ). This way, we obtained the application code at the macroarchitecture-level with a shared memory architecture in a complete automatic way.
The automatic code transformation and generation is surely very profitable to the designer in time-to-market point of view because of the huge size of the SoC descriptions especially at micro-architecture level.
Our methodology works for SoC with a single shared memory block and not presenting synchronization problems.
Conclusion
In this paper, we presented an automatic architecture refinement and code transformations flow for application-specific SoC with a shared memory, starting from a parallel system-level description of a given application. We focus on the shared memory representation at different abstraction levels and the code-transformations. The proposed methodology permits a systematic code-transformation and the generation of a generic memory architecture for multiprocessor embedded SoC, from a high abstraction level distributed specification of the application. We have seen the effectiveness of our approach on an example.
